Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20691 Discussions

Cyclone V GT DDR3 HMC memory size

Altera_Forum
Honored Contributor II
1,066 Views

Hi all, 

 

I am using DDR3 hard memory controller (HMC) on a Cyclone V GT development kit. In the altera website(https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-cyclone-v-gt.html), it says it has got 384MB, however, the avalon interface for a 128bit data gives only 21 bit address bus. So, if we do the math (2^21) * 128/8 gives areound 33MB and not 384MB. How can I use the 384MB specified in the Altera Website?  

 

 

Any help is much appreciated. Thanks. 

 

 

Kind regards, 

 

Lijo
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
317 Views

UPDATE: I have solved the issue by correcting the memory parameters (by changing ROW and Column address width according to the Micron datasheet) in the IP. After doing this, Avalon address bus size changed from 21 to 25!

0 Kudos
Reply