Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Cyclone V GT dev kit - BTS doesn't work

Altera_Forum
Honored Contributor II
2,301 Views

Hello, 

 

I have a Cyclone V GT dev kit ( DK-DEV-5CGTD9N ). 

It is connected to Ethernet, USB (on-board blaster) and external power. The PCIe is not connected. 

The card works, I can view the Board Update Portal with my browser. 

 

When I open the Board Test System GUI (BTS) it says: 

 

--- Quote Start ---  

Connecting to target... 

java.lang.Exception: No BoardTestSystem-compatible design exist in the FPGA. Please select a design from the configure menu. 

 

--- Quote End ---  

 

 

And all the tabs are grey, they cannot be selected. 

 

When i try to configure one of the design examples. 

e.g.: Configure->Configure with Flash/GPIO Design 

It says: 

 

--- Quote Start ---  

Connected to the board! 

--- Quote End ---  

 

 

And after configuration it says: 

 

--- Quote Start ---  

failed to configure 

conf_done did not go high 

--- Quote End ---  

 

 

And still all the tabs are grey, they cannot be selected. 

 

How can i fix this? 

 

I am using Quartus 13.0 with win 7 

Thanks
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
1,130 Views

This fits the description that is given for using the BTS without loading one of the examples to the board.  

 

The tabs will be greyed out for the sections that don't pertain to the example that you have loaded. For example only the XPF/SFP+ and the GXB SMA tabs will be available for the transceiver signal integrity demonstration (the quick start guide that came with the board has instructions for setting this up). 

 

From the User guide Ch. 6 "Board Test System": 

"While using the application, you reconfigure the FPGA several times with test designs specific to 

the functionality you are testing." 

 

and on the next page: 

"Several designs are provided to test the major board features. Each design provides 

data for one or more tabs in the application. The Configure menu identifies the 

appropriate design to download to the FPGA for each tab. 

After successful FPGA configuration, the appropriate tab appears and allows you to 

exercise the related board features. Highlights appear in the board picture around the 

corresponding components." 

 

Cheers. 

 

EDIT: I didn't notice the last part of your post. I haven't seen that error for the failed configuration. My only suggestion is to go through the instructions in the quick start guide step by step and see if you can get that to work. Sorry 'bout that, best of luck.
0 Kudos
Altera_Forum
Honored Contributor II
1,130 Views

Hi tshauli, 

 

I have similar problem with the same evaluation kit. Did you found the cause and solution to this problem? 

 

Thank you.
0 Kudos
Altera_Forum
Honored Contributor II
1,130 Views

Hi, 

 

If issue persist, you might want to try building simple test design in Quartus to perform testing without relying on the BTS. I sometime find BTS might behave abnormal especially if we use different Quartus II version.
0 Kudos
Altera_Forum
Honored Contributor II
1,130 Views

Hi tshauli, 

 

I believe you can try look into the last issue which is the conf_done does not goes high.  

 

You can try download the reference manual and check if all the switches are in their factory reset settings.  

 

The other thing would be to use the QII to actually check if you can actually detect the FPGA in the programmer.  

 

then as bfkstimchan mentioned, you can also tried a simple design, perhaps a simple RTL just to make sure the conf_done can go high.
0 Kudos
Altera_Forum
Honored Contributor II
1,130 Views

I had the same problem when programming with USB cable, but the configuring works if I use a JTAG programmer instead (which did not come with my CV GT dev kit).

0 Kudos
Reply