Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 ディスカッション

Cyclone V Soldering Process

Binoyjohnson
ビギナー
1,173件の閲覧回数

Hi,

We are using cyclone V (5CSEBA4U23I7N) in one of the project. Is it recommended to assemble the SOC in the first reflow process?. Is there any problem, if the SOC pass through the second reflow it includes DDR as well, in terms of reliability. We are following the lead free reflow process.

Thanks Regards

Binoy Johnson 

ラベル(1)
0 件の賞賛
5 返答(返信)
NazrulNaim_Intel
従業員
1,157件の閲覧回数

Hello,

 

To answer your request. For reflow profile, we follow the Industrial Standard – IPC/JEDEC: J-STD 020E or newer.

 

Regards,

Nazrul Naim


Binoyjohnson
ビギナー
1,133件の閲覧回数

If you can answer with Industrial Standard – IPC/JEDEC: J-STD 020E a screenshot it would be great 

NazrulNaim_Intel
従業員
1,068件の閲覧回数

Hello,

Sorry for the delay. For your information the information for this one can be directly obtained from the JEDEC official website.


Hope that answers your question.


Best regards,

Nazrul Naim


NazrulNaim_Intel
従業員
1,024件の閲覧回数

Hi,

 

As we do not receive any response from you on the previous question/reply/answer that we have provided, for now I will set this case to Close-Pending. 

 

Regards,

Nazrul Naim


Binoyjohnson
ビギナー
1,007件の閲覧回数

If you can arrange screenshot, it would be great. I couldn't get the information.

返信