Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussões

Cyclone V Soldering Process

Binoyjohnson
Principiante
1.226 Visualizações

Hi,

We are using cyclone V (5CSEBA4U23I7N) in one of the project. Is it recommended to assemble the SOC in the first reflow process?. Is there any problem, if the SOC pass through the second reflow it includes DDR as well, in terms of reliability. We are following the lead free reflow process.

Thanks Regards

Binoy Johnson 

Etiquetas (1)
0 Kudos
5 Respostas
NazrulNaim_Intel
Funcionário
1.210 Visualizações

Hello,

 

To answer your request. For reflow profile, we follow the Industrial Standard – IPC/JEDEC: J-STD 020E or newer.

 

Regards,

Nazrul Naim


Binoyjohnson
Principiante
1.186 Visualizações

If you can answer with Industrial Standard – IPC/JEDEC: J-STD 020E a screenshot it would be great 

NazrulNaim_Intel
Funcionário
1.121 Visualizações

Hello,

Sorry for the delay. For your information the information for this one can be directly obtained from the JEDEC official website.


Hope that answers your question.


Best regards,

Nazrul Naim


NazrulNaim_Intel
Funcionário
1.077 Visualizações

Hi,

 

As we do not receive any response from you on the previous question/reply/answer that we have provided, for now I will set this case to Close-Pending. 

 

Regards,

Nazrul Naim


Binoyjohnson
Principiante
1.060 Visualizações

If you can arrange screenshot, it would be great. I couldn't get the information.

Responder