Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Cyclone V sleep mode

Altera_Forum
Honored Contributor II
‎03-29-2017 08:37 PM
1,649 Views

Hello all, 

 

Is there a way to put a Cyclone V GX FPGA into a sleep/hibernation/low-power mode? 

 

Our design will involve the system being idle for long periods of time, and we're hoping to keep power draw at an absolute minimum when it is not active. 

 

Thank you!
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎03-30-2017 10:56 AM
849 Views

There's no such mode. However, if you stop the clock you'll save a lot of power. 

 

If you want to save even more power for "long periods of time" turn the power off to the device. Then power it up and let it boot when you need it. 

 

Cheers, 

Alex
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-30-2017 12:32 PM
849 Views

Ah, okay, I must have been thinking of a different device that had that mode available. 

 

I think shutting off power will probably be my best bet, I think the config time for the Cyclone V is not very long, a few ms. 

 

Thanks Alex.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-31-2017 11:56 AM
849 Views

Perhaps a few hundred ms, but not long either way. 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.