Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DE0-nano

Altera_Forum
Honored Contributor II
‎07-08-2011 06:08 PM
1,650 Views

Does DE0-nano have I2C bus? If so can someone explain to me how to use it on the nano.

0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎07-09-2011 09:14 AM
907 Views

An external I2C interface can be set up with two I/O pins of your choice at the expansions header. The board has an internal I2C interface wired to some periperals, but it's signals are not exposed to the outside. The I2C interface functionality (master or slave) has to be implemented in the FPGA design. Example code driving the internal I2C devices can be found in the demonstrations.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-11-2011 07:27 AM
907 Views

You can check out this link for a tutorial on i2c: 

http://bit.ly/q2o6em
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-18-2012 09:00 PM
907 Views

Hi Allen, 

 

Why do we have to have a certain number of posts in order to see the links in your signature. 

 

Great videos by the way!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.