Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Data transfer from HPS to FPGA and conversely

Altera_Forum
Honored Contributor II
‎04-27-2015 11:39 PM
1,110 Views

Hi everybody, 

 

In my project I have a FPGA module which reads inputs from INPUT_RAM and stores outputs in OUTPUT_RAM (both rams are altsyncram memories). 

Inputs are computed in a Linux application running on the HPS and this application needs outputs produced by the FPGA module. 

So the dataflow should be something like this: 

1) HPS computes inputs 

2) inputs are transferred from hps to input_ram 

3) FPGA module computes outputs and stores them in OUTPUT_RAM 

3) outputs are transferred from output_ram to hps 

4) HPS uses outputs for its purposes 

 

I've successfully managed to map INPUT_RAM and OUTPUT_RAM as Avalon MM slaves in the HPS memory space (with mmap()...) but this approach is too slow. 

I think I should use the f2h_sdram interface to transfer data with a SGDMA or a mSGDMA controller, am I right? 

Can someone give me a easy explanation about this possibility? 

 

Thank you in advance!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.