Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Dedicated Clock Input Pins in Arria V

Altera_Forum
Honored Contributor II
2,007 Views

Good day.  

There is one question about “dedicated clock pins CLK[23..0]p,n”. In pin connection guidelines it is stated that these pins are dedicated positive and negative clock input pins, that can also be used for data inputs. But in latest PINOUT file these pins described as I/O. For example: Bank 3D VREFB3DN0 io CLK7n DIFFIO_RX_B68n DIFFOUT_B68n AD17 DQ9B.  

 

Can someone explain me if these pins can be used as regular I/O's(bidir) or only as inputs?:confused: 

 

Best Regards, 

Serhii Elert
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
787 Views

Hi, the dedicated clock pins can be used for data input pins for differential I/O standard. When you use the single-ended I/O standard, only the CLK[0:23]p pins serve as the dedicated input pins to the PLL 

You can refer to the pin connection guidelines for more details about this CLK[0:23][p:n] 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/dp/arria-v/pcg-01013.pdf
0 Kudos
Altera_Forum
Honored Contributor II
787 Views

Hi Elert, 

 

Basically, the dedicated clk pins (CLK[0:23]p) are mainly used to connect to the plls. Those are the special function pins.  

 

For your question on whether they can be use as bidir or input pins. Yes, you can do so. All pins works as GPIO but occassionally they are tied to some special functions as you mentioned in the DIFFIO (differential pins) or CLK (for dedicated clock pin)
0 Kudos
Altera_Forum
Honored Contributor II
787 Views

Definitely no problem using as input as that is clear in the PCG. To be certain it can be used as output, perhaps you might want to create a reg and set it to output to the pin and see if Quartus allows you to compile it. if it can, i should be no problem as bidir.

0 Kudos
Altera_Forum
Honored Contributor II
787 Views

Based on my understanding on dedicated clock input pins, generally they can only be used as input because it does not have additional output buffer connected to the same pin. This can helps to reduce the input load seen by the external signal. It is kind of weird to see the pin connection guide label dedicated clock input as IO. It might be a typo. It is recommended for you to try with nicejob's advice to double check with Quartus II.

0 Kudos
Reply