Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20701 Discussions

Default Termination of Stratix 10 Single Ended IO

HBhat2
New Contributor II
801 Views

Hi,

 

What will be the default Termination resistance of Stratix 10 FPGA GPIO when configured as i) Input ii) output?

 

With Regards,

HPB

0 Kudos
1 Solution
SreekumarR_G_Intel
424 Views
Hello , For the single ended IO standard such as LVCMOS or LVTTL internal termination resistor is not supported . From the table 9 in the below link shows it supported channel. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-gpio.pdf Also refer Table 4 and Table 5 supported programmable feature and default state for each IO stand's. Thank you , Regards, Sree

View solution in original post

2 Replies
SreekumarR_G_Intel
425 Views
Hello , For the single ended IO standard such as LVCMOS or LVTTL internal termination resistor is not supported . From the table 9 in the below link shows it supported channel. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-gpio.pdf Also refer Table 4 and Table 5 supported programmable feature and default state for each IO stand's. Thank you , Regards, Sree
HBhat2
New Contributor II
424 Views

Hi,

 

Thank you for your reply.

 

With regards,

HPB

0 Kudos
Reply