Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Default parameter value override on netlist file

G_Sunil_Kumar
Beginner
‎11-11-2021 02:18 AM
514 Views

Hi,

I have a Verilog design with default parameters. During RTL synthesis with Quartus tool, I could able to override these parameters and run synthesis successfully.

But if I try to run synthesis with a netlist file (.qxp) and try to override the default parameter values, the synthesis tool throws out error. Am I doing something wrong? Pl. suggest.

thanks,

sunil 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.