I have a Verilog design with default parameters. During RTL synthesis with Quartus tool, I could able to override these parameters and run synthesis successfully.
But if I try to run synthesis with a netlist file (.qxp) and try to override the default parameter values, the synthesis tool throws out error. Am I doing something wrong? Pl. suggest.