Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Design over multiple FPGA

Altera_Forum
Honored Contributor II
‎02-19-2016 10:23 AM
1,014 Views

Hello all, 

 

I have a big design to subdivide over multiple FPGA (Cyclone V C8, BEMICRO CV A9). One Master and n-slave that read only from master. 

 

I have a 120 bit bus that run at 50 MHz. I want to use LVDS so following https://www.altera.com/en_us/pdfs/literature/an/an479.pdf I have: 

- channels: 12 

- deserialization factor: 10x 

- data rate per channel: 500 MBps 

 

Now 12 channels are 24 wires and speed is high so.. which cable/connector can I use? Maybe a custom PCB as backplane?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-19-2016 02:35 PM
261 Views

There are a lot of great high-speed interconnects available. Call your local Samtec rep. They're a great company to work with and will give you good recommendations. Whether to go with cables or a backplane only you can decide based on your system requirements.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.