Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19073 Discussions

Does Cyclone 10 GX general-purpose IO SERDES support diff SSTL-12 output?

Twincreeks
Beginner
274 Views

In the post 

https://community.intel.com/t5/Intel-High-Level-Design/Cyclone10-GX-SERDES-using/m-p/1289577/emcs_t/...

it is stated that

"When using dedicated SERDES circuitry, it does not support differential SSTL IO standard.  The SERDES requires a direct connection to I/O and hence it can only interface to true LVDS I/O. So, please change IO standard of TX pins to LVDS." 

This statement conflicts with table 52 of Intel Cyclone 10 GX Core Fabric and General Purpose I/Os Handbook (https://www.intel.com/content/www/us/en/programmable/documentation/vua1487061384661.html), which explicitly states that SERDES Transmitter I/O Standards Supports diff SSTL-12 (please see the follow screenshot). 

Twincreeks_0-1624484849873.png

Could you please clarify? 

0 Kudos
1 Solution
AminT_Intel
Employee
215 Views

Hello,

 

The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

 

Thank you

View solution in original post

4 Replies
AminT_Intel
Employee
246 Views

Hello,

 

Twincreeks
Beginner
239 Views

Thank you for your reply.

As you said, the LVDS SERDES IP supports only LVDS. How does Cyclone 10 GX general-purpose support 1.434 Gbps differential SSTL-12 (https://community.intel.com/t5/Programmable-Devices/Does-Cyclone-10-GX-general-purpose-support-1-434...)? I need to transmit 1.434 Gbps data in diff SSTL-12. I cannot use LVDS because the common mode voltage of LVDS is not compatible with the data receiver.  

AminT_Intel
Employee
216 Views

Hello,

 

The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

 

Thank you

AminT_Intel
Employee
199 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Reply