Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18472 Discussions

Does de-assertion of DEV_OE affect acces to JTAG port functions?

Nikolay_Rognlien
New Contributor I
138 Views

In a given scenario with Max10 project where "Enable Device-wide output enable (DEV_OE)" is Enabled;

Does de-assertion of DEV_OE affect acces to JTAG port functions?

Can you reprogram contents in CFM0 location if DEV_OE is pulled low?

 

0 Kudos
1 Solution
YuanLi_S_Intel
Employee
124 Views

Hi,


DEV_OE doesnt affect the configuration. Enable "Enable Chip-Wide Output Enable" will change the functionality of this input pin to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated. When this pin is driven high, all I/O pins behave as programmed.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/PCG-01018.pdf (Page 6)


Thank You


View solution in original post

1 Reply
YuanLi_S_Intel
Employee
125 Views

Hi,


DEV_OE doesnt affect the configuration. Enable "Enable Chip-Wide Output Enable" will change the functionality of this input pin to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated. When this pin is driven high, all I/O pins behave as programmed.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/PCG-01018.pdf (Page 6)


Thank You


View solution in original post

Reply