Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Error (209014): CONF_DONE pin failed to go high in device

Altera_Forum
Honored Contributor II
1,364 Views

Hi, 

 

When i want to flash Stratix V board with SOF file i get this error. How can i ground Chip Enable pins? i did it in my verilog code like 1'b0 ,but it did not work. how can we ground them physically?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
582 Views

Hi, 

 

 

--- Quote Start ---  

When i want to flash Stratix V board with SOF file i get this error. How can i ground Chip Enable pins? i did it in my verilog code like 1'b0 ,but it did not work. how can we ground them physically? 

--- Quote End ---  

 

 

It is a power issue. 

Do you mean nce(chip enable) pin not connected to ground? 

Then you need to have hardware modification. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Altera_Forum
Honored Contributor II
582 Views

Yes, nCE. What kind of power issue? i use the altera adapter and it is not connected to PCIE.

0 Kudos
Altera_Forum
Honored Contributor II
582 Views

Hi, 

 

I meant, If the JTAG configuration with .sof file failed, thus it is a power issue. 

 

You can check the FPGA device POR monitored power supplied if those power supplies are ramped up to the appropriate voltage level according to the device datasheet and are stable throughout the operation than programming will be succesful.  

Refer page No:324 https://www.altera.com/en_us/pdfs/literature/hb/stratix-v/stx5_core.pdf 

 

1. Are you using development kit or custom board? 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation
0 Kudos
Reply