Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Error Post-fit Functional Simulation for Uniphy IP

Altera_Forum
Honored Contributor II
852 Views

Hi Friends, 

 

I met an internal error of Quatus tool when I did "Post-fit Functional Simulation" at step 18 in emi.pdf file (page 10-13, November 2012). 

This is first time I use this function of Quartus tool and my device is Arria V GT. 

 

Below is error report by Quartus tool. 

 

Internal Error: Sub-system: WSC, File: /quartus/neto/wsc/wsc_hierarchy_info.cpp, Line: 2942 source_bp_info != NULL 

Stack Trace: 

0x8077a: WSC_HIERARCHY_INFO::create_port_associations + 0x76a  

0x845c2: WSC_HIERARCHY_BUILDER::build_hierarchy_wires_and_ports + 0x1d2  

0x85520: WSC_HIERARCHY_BUILDER::build + 0x1b0  

 

 

 

 

 

 

 

 

 

 

 

 

0x11fad: qexe_get_command_line + 0x1b7d  

0x14e0e: qexe_process_cmdline_arguments + 0x59e  

0x14f21: qexe_standard_main + 0xa1  

 

 

0x4ae8: msg_exe_fini + 0x58  

0x522c: msg_exe_fini + 0x79c  

0x1524: MEM_SEGMENT_INTERNAL::~MEM_SEGMENT_INTERNAL + 0x194  

0x5e0f: msg_exe_main + 0x8f  

0x29c11: Eda_bsd_Unload + 0x3181  

0x196cb: BaseProcessStart + 0x2b  

 

 

End-trace 

 

 

Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version 

 

 

 

Who know this error, how can I fix it. 

 

Thanks Friends
0 Kudos
0 Replies
Reply