hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21346 Discussions

Ethernet PHY controller for Cyclone V CGX

NAnhT
Beginner
‎12-12-2021 11:49 PM
716 Views

Hi guys, 
Is there any way or any IP core that supports the ethernet interface?
I have a Cyclone 5 CGX starter kit and I bought a PHY controller (TI - DP83848 board from Wavashere which supports RMII interface 10/100MB ethernet). I also have a Cyclone 5 DE-1 SoC which has its own PHY controller onboard connected to the HPS.
My purpose is to transfer x2 16bits at 1MHz sample rate from an ADC to the PC . Is there any workflow or sample design that helps me do the job? What I should to first?unnamed.jpg

Translate
0 Kudos

Link Copied

0 Replies
Reply
Top

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.