Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Example design Arria V Native PHY with manual alignment, 8b10b enabled and 20 bit PCS-PMA width

S_Healthineers
Débutant
930 Visites

Hello ,

i need the source files from this example design , i can not downloading  the ling is  don't work :

http://www.alterawiki.com/wiki/Arria_V_Transceiver_PHY_Basic_Design_Examples

 

Arria V Native PHY with manual alignment, 8b10b enabled and 20 bit PCS-PMA width design example

0 Compliments
2 Réponses
Deshi_Intel
Modérateur
718 Visites

HI,

 

The example design link indeed looks broken.

 

Let me check with Intel IT to see how to fix it. Stay tuned for update.

 

Thanks.

 

Regards,

dlim

0 Compliments
Deshi_Intel
Modérateur
718 Visites

HI,

 

Intel IT has fixed the broken download link for AV reference design.

 

You can go ahead to try download again.

 

Thanks.

 

Regards,

dlim

0 Compliments
Répondre