Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20680 Discussions

Example design Arria V Native PHY with manual alignment, 8b10b enabled and 20 bit PCS-PMA width

S_Healthineers
Beginner
506 Views

Hello ,

i need the source files from this example design , i can not downloading  the ling is  don't work :

http://www.alterawiki.com/wiki/Arria_V_Transceiver_PHY_Basic_Design_Examples

 

Arria V Native PHY with manual alignment, 8b10b enabled and 20 bit PCS-PMA width design example

0 Kudos
2 Replies
Deshi_Intel
Moderator
294 Views

HI,

 

The example design link indeed looks broken.

 

Let me check with Intel IT to see how to fix it. Stay tuned for update.

 

Thanks.

 

Regards,

dlim

0 Kudos
Deshi_Intel
Moderator
294 Views

HI,

 

Intel IT has fixed the broken download link for AV reference design.

 

You can go ahead to try download again.

 

Thanks.

 

Regards,

dlim

0 Kudos
Reply