Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
814 Views

External SPI master clock connect to CPLD global clock network ?

When using SPI communication, where a CPLD is acting as the slave and a microcontroller is the master, would the SPI clock (SCK) be connected to a global clock network of the CPLD? I.e. one of the CLK ports (labelled with a falling edge in the Quartus pin planner) ?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
44 Views

It can be, yes. However, it doesn't have to be - you could use an ordinary I/O pin instead. 

 

What is best for your design depends on what you're expecting to do with your slave CPLD. 

 

Cheers, 

Alex
Reply