Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20689 Discussions

FIFO implementation

Altera_Forum
Honored Contributor II
1,469 Views

Hello Friends, 

 

I am trying to implement a FIFO in the Altera modelsim. Is there any built in primitive for the Arria2GX device that I can use readily ?Can I use the M9K memory block for such an use? If yes , how do I implement this in HDL code using some primitives? I need to design a 36-bit Wide by 512 Deep 18KB FIFO. Is it possible to do so in the SOPC buider? If so, pointers would be greatly appreciated. 

 

Regards, 

Vinod.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
406 Views

no modelsim 6.5 AE(altera edition)

0 Kudos
Altera_Forum
Honored Contributor II
406 Views

So which Modelsim[/I][/I] you are using then?

0 Kudos
Altera_Forum
Honored Contributor II
406 Views

ModelSim ALTERA STARTER EDITION 6.5e

0 Kudos
Altera_Forum
Honored Contributor II
406 Views

You can do it on the megawizard and then integrate inside of the SOPC with the "add component"

0 Kudos
Reply