Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19225 Discussions

FPGA on the configuration of nStatus pull down

MZhao20
Partner
269 Views

During the configuration process of the customer, a low-level pulse appears on the nStatus signal, causing the Config_done signal, which has been pulled up, to be pulled down again.

NStatus signal in the design is a single point network signal, not connected to the outside.

1.png

The middle expanded waveform is shown below:

2.png

The schematic design is as follows:

3.jpg

 

0 Kudos
1 Reply
ShafiqY_Intel
Employee
126 Views

Hi MZhao20,

 

Usually, nStatus pin is set to low if it detects a configuration error. This error could be CRC error.

My recommendation to you is try a simple design (like LED blinking or any simple design) on your board. And observe whether the nStatus behavior is consistent or not.

Kindly try it out and let me know the result.

 

Cheers

Reply