Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

For help!5sgxma4k2f40c3n configuration design problems

Altera_Forum
Honored Contributor II
‎11-29-2013 03:50 AM
1,216 Views

Because the pin resources in the design is limited, we need 3A and 3B BANK IO voltage is 1.8V using the 5sgxma4k2f40c3n FPGA, and is limited by the power consumption the SPI Flash is 1.8V SPI Flash.So I use the following configuration scheme, 

 

 

BANK3AB power supply situation: VCCIO3A/VCCIO3B=1.8V ,VCCPD3AB=2.5V, VCCPGM=1.8V 

Using SPI X4 configuration mode, SPI Flash IO voltage is 1.8V level. 

 

JTAG pull-up voltage is 2.5V. 

 

This configuration scheme can work? 

TKS!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-02-2013 10:32 AM
506 Views

Looks like it, yes.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.