Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

GPIO high impetance

Altera_Forum
Honored Contributor II
‎08-16-2016 10:06 AM
1,557 Views

Hello everyone,  

I'm using an altera max 10 

Does anyone know how I could put 

GPIO1.IO3 as input with internal pull-up 

thank you in advance
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-17-2016 12:09 PM
863 Views

What do you mean exactly? 

You can assign any pin as input based on your design & pin mapping. 

For internal pull up, there is an option in "Device & Pin Options" which does that.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.