Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Generating an Intel Agilex per pin RLC IBIS (.ibs) file

SamJak
New Contributor I
‎12-18-2023 01:51 AM
1,181 Views

Hi,


I'm trying to produce an ibis file for my FPGA design using the method outlined in:
Generating an Agilex per pin RLC IBIS (.ibs) file (intel.com)
I require package-specific RLC data for the AGFB014R24B2I3V per pin package. Not the one provided in below link. as i'm getting error.
IBIS Models for Intel Field Programmable Gate Array Devices | Intel

 

Labels (1)
Labels:
0 Kudos

Link Copied

3 Replies
AqidAyman_Intel
Employee
‎12-20-2023 03:11 AM
1,125 Views

per-pin RLC of the AGFB014R24B2I3V

Preview file
46 KB
0 Kudos
Copy link
AqidAyman_Intel
Employee
‎12-20-2023 03:12 AM
1,124 Views

Hello,


Please find the attached for the requested file.


Regards,

Aqid


Copy link
SamJak
New Contributor I
‎12-20-2023 09:23 PM
1,084 Views

Hi Aqid,

 

Thanks for providing the file.

 

Regards,

SamJak

 

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.