Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18972 Discussions

Ground noise when switching output

Karunakaran
Beginner
220 Views

HI

    When am switching any output Ground is bouncing 400mV 3 to 4 rings... is there any guidelines to reduce this

0 Kudos
4 Replies
Ash_R_Intel
Employee
207 Views

Hi,


Please let us know which FPGA device you are targeting to.

You may refer to documents available:

  • AN-731: Simultaneous Switching Noise Guidelines for Intel Cyclone 10 LP, Cyclone IV, and Cyclone III Devices
  • Device design guidelines
  • AN 75: High-Speed Board Designs
  • Pin connection guidelines


Regards.


Karunakaran
Beginner
161 Views

Targeting to Max 10 10M08SAU169I7G

ak6dn
Valued Contributor II
148 Views

How are you measuring that 400mV noise on your ground? What is the test lead setup into the oscilloscope input?

A less than optimal probing setup can induce false noise into your measurement.

You must be probing 'ground' with respect to 'ground', correct? But where are these two points located?

Ash_R_Intel
Employee
39 Views

This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Reply