Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18955 Discussions

HBM2 Core clock can not work above 250M Hz

BQi
Beginner
217 Views

1SM21BHU2F53E2VG

core clk work in 250M Hz,read and write HBM2 no problem

if we change the work freq to 275M,the RW verification would be wrong. the test bench is self design prbs verify program,we found 2-5 error per test,the target would be 350M Hz

we found core clock is 370M Hz in ip userguide

0 Kudos
2 Replies
Deshi_Intel
Moderator
108 Views

Hi,

 

If you refer to HBM2 user guide doc page 21 - core clock frequency explanation :

 

I am not sure where do you see the 370MHz spec but that most likely is theoretically max supported spec but it still depends on user design timing closure to determine the achievable Fmax.

 

Thanks.

 

Regards,

dlim

Deshi_Intel
Moderator
108 Views

HI,

 

I don't hear back from you after my feedback explanation.

 

Hopefully I clear your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply