Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

HPS I/O set required option is missing in qsys

rshal2
New Contributor II
‎10-12-2019 12:17 PM
564 Views

Hello,

 

I use arria v 5ASXFB5H4F40 device.

In schematic, uart #0 is connected to A15 (tx), B14 (rx) pins, and uart #1 is connected to N13 (tx), G13 (rx).

 

According to pinsout excel (https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/dp/arria-v/5asxfb5.pdf) I see that both UART #0 abd UART #1 should be defined as HPS I/O set 3 , but in platform designer UART 0 can only be one of the following options: 0,1,2 and UART 1 can be only: 0,1.

 

Why is the required hps i/o set is missing in platform designer options ?

I even tried to remove all other peripheral as unused (no other peripheral is used except for UART) , but I still get the same options, without hps i/o set 3 option.

 

qsys file can be viewed here:

https://drive.google.com/file/d/1XeS2BwBy2KdpOj_EyxED7PDbktEKXsvm/view?usp=sharing

 

 

Thank you for any suggestion,

Ran

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎10-24-2019 07:46 AM
426 Views

Hi Ran,

I am evaluating from myside and need some to fix the above

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.