Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

HPS Loaner I/O in Cyclone V files altera example files

Manav
Beginner
‎10-29-2020 03:57 AM
1,143 Views

I want to know if the files for this particular example are still provided somewhere. The link provided in a similar post does not work.

[Quartus Archive: LoanerIO_Demo - ver 1.0]

[Video Tutorial on how to implement Loaner IO]

 

@

 

0 Kudos

Link Copied

1 Reply
Eliath_G_Intel
Employee
‎11-03-2020 06:35 PM
1,117 Views

Hello Manav,


First of all, thanks for reaching us.


Regarding your petition, please take a look at the following documentation and let me know any questions you may have.

Doc. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an706.pdf


regards,

-Eliath Guzman



0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.