HPS Loaner I/O in Cyclone V files altera example files - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

HPS Loaner I/O in Cyclone V files altera example files

1,011 Views

I want to know if the files for this particular example are still provided somewhere. The link provided in a similar post does not work.

[Quartus Archive: LoanerIO_Demo - ver 1.0]

[Video Tutorial on how to implement Loaner IO]

@Sethuraman_K_Intel

Link Copied

1 Reply

985 Views

Hello Manav,

First of all, thanks for reaching us.

Regarding your petition, please take a look at the following documentation and let me know any questions you may have.

Doc. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an706.pdf

regards,

-Eliath Guzman

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.