Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

Help creating circuit using a decoder or multiplexer please

Altera_Forum
Honored Contributor II
1,377 Views

I'm having trouble understanding how to create a decoder or multiplexer circuit on Quartus. So far I have made a divder circuit truth table with 4 inputs and 5 outputs. I'm having a very hard time finding examples of making a circuit for this any help would be great!

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
366 Views

Hi , you can try CASE statement in VHDL or Verilog, and you can consider AHDL truth_table. 

if you insist on schematic consider it as long way.
0 Kudos
Altera_Forum
Honored Contributor II
366 Views

 

--- Quote Start ---  

Hi , you can try CASE statement in VHDL or Verilog, and you can consider AHDL truth_table. 

if you insist on schematic consider it as long way. 

--- Quote End ---  

 

 

 

I apologize I should of mentioned that I haven't learned what that is yet, this all seems like french to me. The directions I have say to realize the CSOP expressions for the divider circuit outputs using MSI decoders or multiplexers and any additional SSI logic needed. Use as few MSI devices and as few additional SSI devices as possible.  

And I understand what decoders are and multiplexers but I just cant seem to comprehend how to do what its asking for.
0 Kudos
Reply