Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 讨论

How can I Preserve the Fitter Result of single module in a whole design?

SYiwe
新手
936 次查看

 

There're several modules in my design, one of them(module A) achieves design goal after the latest compilation.

 

So I want to prevent the Fitter result of module A from being changed in the future, while the other modules' source file will be modified.

 

The point is, I didn't set module A as a partition before the latest compilation.

 

Is there any way that I can keep the Fitter result of module A completely unchanged?

 

Thanks, regards.

0 项奖励
1 回复
RichardTanSY_Altera
754 次查看

Hi, you can implement Design Partitioning to preserve the synthesis or fitter result.

You can refer to the reference guide below:

Intel® Quartus® Prime Pro Edition User Guide Block-Based Design

Video:

Incremental Block-Based Compilation in the Intel Quartus® Prime Pro Software: Design Partitioning

 

0 项奖励
回复