Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18483 Discussions

How many solder cycles does Arria10 support?

MS
Novice
410 Views

Hi,

 

Sometimes it happens, that PCBs need to be reworked.

 

  • Is there any specification about the supported number of soldering cycles an Arria10 FPGA supports?
  • Where can I find that documented?

 

Best wishes,

MS

0 Kudos
5 Replies
NurAiman_M_Intel
Employee
114 Views

Hi MS,

 

Thank you for contacting Intel Community.

 

To know the soldering information during assembly PCB, you may refer to AN 114 in the link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an114.pdf

 

For process reflow, kindly refer to the link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an353.pdf

 

Let me know if you need further information.

 

Regards,

Aim

MS
Novice
114 Views

Hi Aim,

 

Thanks for your answer. Having a look at the application notes you pointed to, I found the interesting and valuable. Yet, the point of the question unfortunately seems not hit.

 

Is there a limitation in the number of reflow-cycles an FPGA can run through before the warranty by Intel is impacted?

 

Best wishes,

MS

NurAiman_M_Intel
Employee
114 Views

Hi MS,

 

Thank you for your respond. Apologize that my previous respond did not answer to your queries.

I will need to check this with our internal team. I shall get back to you next week with the findings.

Thank you for understanding.

 

Regards,

Aim

NurAiman_M_Intel
Employee
114 Views

Hi MS,

 

Just would like to clarify if you are referring to the reflow peak temperature of Arria 10. If yes, you may refer to AN353 document, Table 2:

https://www.altera.com/en_US/pdfs/literature/an/an353.pdf

For Arria10 which is lead free part, the peak reflow temperature could be referred to Table 4 of AN353.

 

Time within 5C of peak Tp of lead free part is 30 seconds while the number of reflow cycles = 3.

 

The max reflow time for our device is 3 times. The 3 time reflow adopted by JEDEC/IPC 020-D is based on the assumption that most devices on the PCB will see 3 temperature excursion.

·              1st reflow  

·              2nd reflow (double sided board)  

·              1 extraction (or rework) 

They expect the device to be still functioning with 3 times reflow. 

 

 

Hope this clarify.

 

Regards,

Aim

NurAiman_M_Intel
Employee
114 Views

Hi MS,

 

I hope my previous response have addressed your question. Fell free to open new question if there is any. I will continue to close this case.

 

Regards,

Aim

Reply