Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20772 Discussions

How to change datawidth of DMA Controller Intel FPGA IP

Jiayi_H_Intel
Employee
1,951 Views

Hi expert,

 

I want to change the data width of read master and write master, but it seems there is no way to change it. Do you know how to change that?

Jiayi_H_Intel_0-1666852988269.jpeg

Long time ago, I successfully changed it to 128bit and there is also a byte enable signal in write port. 

Jiayi_H_Intel_1-1666853318421.jpeg

 

Thanks!

0 Kudos
13 Replies
sstrell
Honored Contributor III
1,935 Views

You probably just need to change a parameter.  Reopen the parameter editor for the IP (may be a .qsys or .ip file depending on if you're using Standard or Pro) and change the parameter.  Most IP like this and their parameters are documented here: https://www.intel.com/content/www/us/en/docs/programmable/683130/22-3.html

0 Kudos
Jiayi_H_Intel
Employee
1,921 Views

But there nowhere to change it in parameter editor:

Jiayi_H_Intel_0-1666924460892.pngJiayi_H_Intel_1-1666924508723.png

BTW, I am not using blackbox.

0 Kudos
Jiayi_H_Intel
Employee
1,921 Views

But there nowhere to change it in parameter editor:

Jiayi_H_Intel_2-1666924625995.png

 

Jiayi_H_Intel_3-1666924625770.png

 

BTW, I am not using blackbox.

0 Kudos
hareesh
Employee
1,892 Views

Hi,

 

https://www.intel.com/content/www/us/en/docs/programmable/683130/22-3/setting-up-dma-transactions.html

go through this document. if you see here quadword support 128 bit.

Screenshot 2022-10-31 163643.png

 

may i know which version did you used previously?

 

Thanks,

 

 

 

 

 

0 Kudos
Jiayi_H_Intel
Employee
1,877 Views

You can see my snapshot, I have already enabled quadword, but readdata is still 8 bit.

I am using Quartus 21.3 and 21.4.

BTW, you can check the "show signals" box in your picture to see the signal width. Is it a 128bit width?

0 Kudos
hareesh
Employee
1,843 Views

Hi,

  • Byte (8-bit), halfword (16-bit), word (32-bit), doubleword (64-bit) or quadword (128-bit)

those are transfer type, there is no option to change width.


i want to know on which version you did those changes?



0 Kudos
Jiayi_H_Intel
Employee
1,838 Views

Hi,

I used to use 21.3 to generate 128width.

"there is no option to change width" ---- I think it is not reasonable since the performance is too much low with 8 bit width. 

 

0 Kudos
Jiayi_H_Intel
Employee
1,813 Views

hello,

I have replied your email for arranging a call, but I don't see feedback. Can you ping me directly? Thanks!

0 Kudos
hareesh
Employee
1,779 Views

Hi,


Small doubt, in you previous DMA (128 bit support IP) can able to trans for 128 bits, because this ip design can support only 8 bit's only. did checked that?


Thank you,


0 Kudos
Jiayi_H_Intel
Employee
1,776 Views

Hi,

Yes. It can transfer 128bits and worked perfectly well. I have also tested it on FPGA board.

You can double check with the IP I sent to you.

0 Kudos
hareesh
Employee
1,776 Views
0 Kudos
hareesh
Employee
1,743 Views

Hi,

i discoursed with engineering team every one, telling we don't have option to vary the data width of DMA. i shared your platform design also, they telling you did changes in source code. Actually we are not able to give support for source code changing. if any problem is there in working of IP we can give support. sorry.


in DMA controller IP document you see functionality of DMA

https://www.intel.com/content/www/us/en/docs/programmable/683130/22-3/dma-parameters-basic.html


Thank you,

Hareesh B.


0 Kudos
hareesh
Employee
1,704 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply