I had setup 2ch 25g ethernet in one bank in stratix 10 successfully. But when I want to setup 4ch, it always recognized 2ch only.
I follow the spec. to config two ATX PLL ip for Main and Clock Buffer. The compilation is passed. But I always only can access the 2ch on Main PLL, the other 2ch on Clock Buffer PLL can not access.