- Marcar como nuevo
- Favorito
- Suscribir
- Silenciar
- Suscribirse a un feed RSS
- Resaltar
- Imprimir
- Informe de contenido inapropiado
Hello,
I've been working on a design on the Stratix V GX SI Development Board. On this board, there exists a 644MHz refclock on the refclock input for the bank that I wish to use. I need to feed a different refclock to it, but have been utterly unable to get any alternate design to pass the Quartus fitter, even though according to documentation it should be possible to do so. I can't find any design examples on how to get this to work. I've tried using a fractional PLL output, and I've tried using the ALTCLKCTRL component. What am I missing? Thanks in advance, Ray- Etiquetas:
- transceiver
Enlace copiado
0 Respuestas

Responder
Opciones de temas
- Suscribirse a un feed RSS
- Marcar tema como nuevo
- Marcar tema como leído
- Flotar este Tema para el usuario actual
- Favorito
- Suscribir
- Página de impresión sencilla