Re: I/O PIN data output delay is so large (cyclone IV) - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

I/O PIN data output delay is so large (cyclone IV)

870 Views

Link Copied

1 Reply

486 Views

Hi Jongwoo Jin, Apologize that i do not understand the inquiry. The output delay is affected by several factor such as the load Capacitance, trace length and etc. Regards, YL

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.