Re: I would like to refer to Stratix II [Pin Connection Guidelines] I do not know where the guidelines are - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

I would like to refer to Stratix II [Pin Connection Guidelines] I do not know where the guidelines are

1,085 Views

Link Copied

1 Reply

217 Views

Hi MTano,

Good day.

Kindly refer 'Stratix® II GX Device Family Pin Connection Guidelines' link below.

https://www.intel.co.jp/content/dam/www/programmable/us/en/pdfs/literature/dp/stratix2gx/pcg-01001.pdf

Thank you.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.