Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18988 Discussions

I would like to refer to Stratix II [Pin Connection Guidelines] I do not know where the guidelines are

MTano
Beginner
‎12-18-2018 12:57 AM
942 Views
 
0 Kudos

Link Copied

1 Reply
CalvinJoaz_P_Intel
Employee
‎12-18-2018 02:59 AM
74 Views

Hi MTano,

 

Good day.

Kindly refer 'Stratix® II GX Device Family Pin Connection Guidelines' link below.

https://www.intel.co.jp/content/dam/www/programmable/us/en/pdfs/literature/dp/stratix2gx/pcg-01001.p...

Thank you.

0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.