Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

IBIS & modelling Hi-Z

Altera_Forum
Honored Contributor II
‎03-21-2007 02:45 PM
1,217 Views

How can I model a Hi-Z condition of my Cyclone I/O when using Altera's Cyclone IBIS model?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-22-2007 12:30 AM
489 Views

What you could do is to change the model_type parameter of a particular I/O model to 3-state.  

For example, to change the I/O model of 1c_ttl33_io_d12 to 3-state model you need to open the IBIS model in a suitable editor and change “I/O” under the Model_type keyword to “3-state”.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.