Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Ignoring timing violations

Altera_Forum
Honored Contributor II
‎09-24-2009 10:42 AM
984 Views

Hello everyone, 

 

I need help in setting some timing constraints. I have high frequency data lines which are constrained with 275MHz clock. Also, I have another input signals which work with the same frequency but are not crucial for the design and the constraints can be violated. How shall I set the fitter to ignore optimization of these lines and classic timing analyzer to disable warnings ? 

 

Best Regards  

Joel
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-24-2009 12:59 PM
301 Views

Is maybe the "Cut Timing Path" setting appropriate in this case ?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.