Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Ignoring timing violations

Altera_Forum
Honored Contributor II
985 Views

Hello everyone, 

 

I need help in setting some timing constraints. I have high frequency data lines which are constrained with 275MHz clock. Also, I have another input signals which work with the same frequency but are not crucial for the design and the constraints can be violated. How shall I set the fitter to ignore optimization of these lines and classic timing analyzer to disable warnings ? 

 

Best Regards  

Joel
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
302 Views

Is maybe the "Cut Timing Path" setting appropriate in this case ?

0 Kudos
Reply