Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Info (17050): Register "state_current~4" lost all its fanout durng netlist optimizat

Altera_Forum
Honored Contributor II
1,824 Views

Hi dis info was displayed during analysis and synthesis phase for a state machine can anyone comment on this??

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
750 Views

I guess state_current isnt connected to an output.

0 Kudos
Reply