Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Interface DDR II+ SRAM with Altera Arria10

SYeap
Beginner
‎08-08-2018 07:08 AM
1,143 Views

Hi,

 

My project requires to interface a DDR II+ SRAM with an Altera Arria10 device acting as a buffer memory. Arria10 datasheet states that it supports QDR SRAM IP only but QDR SRAM is out of my consideration due to my application do not require to write and read at the same time and furthermore I am out of IOs.

 

Seems like I have to create my own IP. Is anyone successfully doing this?

 

Thanks.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.