Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18983 Discussions

Is there any issue, when the data bus connected between FPGA and MCU, both side are in input state at a particular stage

DNS00
Beginner
297 Views
 
0 Kudos
1 Reply
ak6dn
Valued Contributor II
86 Views

Nope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.

Reply