Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
19974 Discussions

Is there any issue, when the data bus connected between FPGA and MCU, both side are in input state at a particular stage

DNS00
Beginner
330 Views
 
0 Kudos
1 Reply
ak6dn
Valued Contributor III
119 Views

Nope. Just turn on the 'bus hold' feature on the FPGA inputs so the bus lines don't float and/or possibly oscillate.

Reply