MAX 10 LVDS clock recovery functionality - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

MAX 10 LVDS clock recovery functionality

1,003 Views

I'm implementing inter-board communications using LVDS on MAX 10 at the moment, and wanting to avoid sending an explicit clock signal between boards. I'm struggling to find many details on how clock recovery can be done on a MAX 10, any details appreciated.

Link Copied

1 Reply

653 Views

Hi @James Stuart MAX 10 LVDS IP RX does not support clock data recovery (CDR).

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.