- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Team,
In one of our project , We are using Max 10 10M25SCE14417G device . On first Time , We able to Flash Device successfully without any Issue. Here I attached both working and non working screen shot.
But second time time on wards , We are getting the bellow error
Incompatible feature ID for Device 1 . Expected feature ID is 120 but fouL&42 126 Unrecognized device .
Exit code = 6 -- Unrecognized Device .
Here we are using JAM file and The same programming file only using all the time.
Can you please help me to resolve the Issue?
Thanks & Regards,
Ramesh S
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi INITDONE,
Have you tested it (the .jam file) on another Max 10 device? What's the behavior?
Try to make a new simple design, generate it into a .jam file, and try to configure it.
Regards,
fakhrul
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Fakhrul,
Thanks for the Reply.
We have only one Max10 device is there and made very simple design with 11 IO pins , just loop test only.
Tried with SOF and POF and JAM file but all file are showing same error and error is below,
Error(16353): Expected the Max 10 device at index 1 to be of type analog, but detected device of type compact instead. Ensure that you are using the correct programming file.
configuration scheme is Internal Configuration
Configuration mode : Single compressed Image (3200Kbits UFM)
still not able to resolve the Issue. Please help us
Thanks & Regards,
Ramesh S
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi INITDONE,
Have you try to program your .pof file using Quartus Programmer?
Is your .pof file able to program and load into FPGA (configure)?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Fakhrul,
Thanks for the Reply.
The issue is resolved once Dual configuration Intel FPGA IP is added into project.
Thanks & Regards,
Ramesh S.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi INITDONE,
I’m glad that your question has been addressed, I now transition this thread to community support. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page