Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

MAX II TDO Problem

Altera_Forum
Honored Contributor II
‎04-19-2009 01:21 PM
1,336 Views

Hello! 

 

I use EPM2210GF256. It seems, like it's TDO signal is constantly in high- Z. Of course, i cannot connect to the device with JTAG. 

 

I can see voltage around 300-400 mV on the TDO net and nothing helps. I have 1.2k pull down resistor on the TCK and 8.2k pull up on TMS. 

 

Please, help :) 

 

Thank you in advance!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-19-2009 02:47 PM
647 Views

Oh, i know what was that. 

 

The device's grounds were disconnected from board's common GND plane. 

 

Thanks anyway!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.