I have implemented a system where I store a 3 bit value to the UFM in my CPLD using a 'SET' signal, and read that value from the UFM using a 'GET' signal.
The system is running on the board partly (Enough to know the UFM is storing data and responding to read signal - using LEDs), but when I simulate using a testbench on modelsim - all the signals going into UFM and coming out is undefined. All the other signals are working fine.
Using MAX V CPLD
- Quartus Prime
Do I need to include any UFM IP core library to my TB file? If so, please let me know how to do that?
- ** Warning: (vsim-3473) Component instance "ufm_parallel_0 : UFM_Config_ufm_parallel_0" is not bound.
- ** Warning: (vsim-8684) No drivers exist on out port /ufm_tb/UUT/ufm_inst/data_valid, and its initial value is not used.
- ** Warning: (vsim-8684) No drivers exist on out port /ufm_tb/UUT/ufm_inst/dataout, and its initial value is not used
- ** Warning: (vsim-8684) No drivers exist on out port /ufm_tb/UUT/ufm_inst/nbusy, and its initial value is not used.
It would be a great help.
- UFM IP core
There is few debug steps from the link below related to your issue. Can you verify all those suggestion and let me know.
As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 5/5 survey