Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21588 Discussions

MAX10: Is there a limit on the number of components (IP Cores) in Qsys?

Altera_Forum
Honored Contributor II
1,406 Views

Hi all, 

 

 

Is there a limit to the number of IP cores (specifically UARTs) that can be added to a Qsys system? I read somewhere that there was a limit on something but I can find the pdf and I don't remember if it was for the number of new components that could be created or ... 

 

 

... if I make a NIOS system in QSYS, can I add as many UART cores as I could fit into a particular MAX10 device? 

 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
405 Views

Is there a limit? No, I don't believe so. You may be concerning yourself with the limit of 32 hardware interrupts available on a Nios core. However, that's simply the number of interrupt sources you can have. 

 

I've just added 33 UARTs and a Nios core in Qsys and successfully fitted it to a MAX 10 device. One UART instance doesn't connect to an interrupt but there's no reason it couldn't be AND'd with another if you need to. 

 

Cheers, 

Alex
0 Kudos
Altera_Forum
Honored Contributor II
405 Views

I have 602 IP Cores in a single system (well, split across about 40 Qsys files some of which are instantiated several times). So the limit is only on space in the FPGA, and amount of RAM in the PC (Qsys eats RAM like there is no tomorrow and if the system gets too large it can crash).

0 Kudos
Reply