Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

MAX3000A power consumption

Altera_Forum
Honored Contributor II
1,762 Views

I have a question about MAX3000A family power consumption. I have a EPM3064ATC44-10N full programmed (100% occupied) and working excellent @ 3V3. Without clock and all pins unconnected, I measured two devices: 30mA and 35mA so about 100mW. 

 

Now in MAX3000A Device Family's datasheet pag.40 there is a chart which indicates at low clock rate (say DC) we can obtain under 20mA. 

 

How can I program this CPLD to benefit 50% power reduction specified in datasheet? I'm not clear, there exists special Low Power versions? Or should I switch to other family ? (I need only 150KHz max. clock but lowest power posible since device will be portable). 

 

Thanks for further suggestions,
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
768 Views

"all pins unconnected" does this mean, also input pins are left floating ?

0 Kudos
Altera_Forum
Honored Contributor II
768 Views

For a true "zero-power" solution, MAXII "Z" family or low static power CPLDs of other vendors should be considered.

0 Kudos
Altera_Forum
Honored Contributor II
768 Views

I found! Was 'Auto Turbo Bit = Off' at fitter settings. Now I have ~50mW (~16mA) which I guess is maximum on this family. I'll check MaxII specs, tnx.

0 Kudos
Reply